Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - usb 1.1 ip core

Search list

[Other resource] usb11_test

Description: 该范例使用FreeDev_usb11 ip core支持开发板成为USB HOST的 设备（常见的是PC机）。
Platform: | Size: 3847 | Author: HuFengzhang | Hits:

[Other resource] WNUSB

Description: [UsbKbd.rar] - usbkbd,用wdm编写的usb和键盘的驱动示例 [USB2.0_USB_driver.rar] - 学习USB2.0驱动程序设计源码，包括Windows DDK Driver驱动的详细设计，U盘，MP3的程序设计例子 [mc8051_design.zip] - MC8051 IP CoreOregano Systems 8-bit Microcontroller IP-Core此公司提供的8051
Platform: | Size: 24105 | Author: 王军 | Hits:

[USB develop] usb_doc

Description: USB IP core.very good
Platform: | Size: 142336 | Author: 张卫 | Hits:

[USB develop] USB2.0_rtl_ipcore_verilog

Description:
Platform: | Size: 62464 | Author: 王椿棠 | Hits:

[USB develop] USB2_chip

Description: USB2.0 chip的一部分verilog源码。opencore上下的，还比较好用:)-USB2.0 chip part of Verilog source. Opencore ish, but also better quality :)
Platform: | Size: 35840 | Author: 戴鹏 | Hits:

[VHDL-FPGA-Verilog] USB2.0IP_core_Verilog

Description: 完整的用VERILOG语言开发的USB2.0 IP核源代码，包括文档、仿真文件-complete with verilog language development USB2.0 IP source code, including documentation, Simulation documents
Platform: | Size: 206848 | Author: 张清平 | Hits:

[VHDL-FPGA-Verilog] USB_2-0_Host_IP_Core

Description: this come from alter ,you can look and find it on line about USB
Platform: | Size: 89088 | Author: fff | Hits:

[Software Engineering] WNUSB

Description: [UsbKbd.rar] - usbkbd,用wdm编写的usb和键盘的驱动示例 [USB2.0_USB_driver.rar] - 学习USB2.0驱动程序设计源码，包括Windows DDK Driver驱动的详细设计，U盘，MP3的程序设计例子 [mc8051_design.zip] - MC8051 IP CoreOregano Systems 8-bit Microcontroller IP-Core此公司提供的8051 -[UsbKbd.rar]- usbkbd, prepared with wdm drivers usb and keyboard sample [USB2.0_USB_driver.rar]- Learning USB2.0 Driver source, including the Windows DDK Driver drive the detailed design, U disk, MP3
Platform: | Size: 23552 | Author: 王军 | Hits:

[USB develop] USBipcore

Description: usb1.1 ip核，使用verilog编写-usb1.1 ip nuclear, prepared using the Verilog
Platform: | Size: 155648 | Author: liu | Hits:

[VHDL-FPGA-Verilog] can

Description: 基于Verilog HDL 的一个CAN总线IP核。-Based on Verilog HDL a CAN bus IP core.
Platform: | Size: 89088 | Author: 戴求淼 | Hits:

[Other] grusbhc

Description: USB 2.0 Host Controller IP Core
Platform: | Size: 215040 | Author: hamid | Hits:

[Other] LTU-EX-09058-SE

Description: USB 2.0 Host Controller IP Core
Platform: | Size: 2134016 | Author: hamid | Hits:

[Embeded-SCM Develop] usb20_ipcore_usb_funct

Description: usb 2.0协议的ip核，可用，里面程序有文档说明-usb 2.0 protocol ip core, can be used, which procedures are documented
Platform: | Size: 208896 | Author: KKK | Hits:

[USB develop] usb2

Description: USB 2.0 IP Core for USB Interfacing
Platform: | Size: 195584 | Author: ebi | Hits:

[Embeded Linux] linux_transplantation

Description: 《S3C44B0开发板移植内核2.6 uclinux记录》以及一篇论文《基于Linux的USB 2.0 OTG IP核主机驱动的研究与实现》。-" S3C44B0 development board transplantation kernel 2.6 uclinux record" and a paper " Linux-based USB 2.0 OTG IP core host-driven research and implementation."
Platform: | Size: 5438464 | Author: zz | Hits:

[VHDL-FPGA-Verilog] usb1_funct_latest.tar

Description: USB 1.1 slave/device IP core. Default configuration is 6 endpoints: 1 Control, 1 Isochronous IN, 1, Isochronous Out, 1 Bulk IN, 1 Bulk Out, 1 Interrupt IN. Includes control engine, providing full enumeration process in hardware - no external micro-controller necessary. Derived from my USB 2.0 Function IP core, except all the high speed support logic has been ripped out and the interface was changed from shared memory to FIFO based. A basic test bench is now included as well. It should be viewed as a starting point to write a more comprehensive and complete test bench. I expect the users of this core to have some fundamental USB knowledge and be familiar with the UTMI specification and with the general USB transceivers (e.g. from philips). If you are not familiar with these two you should check out www.usb.org and read up on this subject ...
Platform: | Size: 59392 | Author: Andrey | Hits:

[VHDL-FPGA-Verilog] USB2.0IP

Description: usb2.0的IP核，对于USB接口通信的FPGA设计有很大帮助，对于接口硬件的控制更为灵活。 有详尽的USB2.0协议说明-usb2.0 IP core for FPGA design of the USB interface communication, more flexible control interface hardware. Detailed USB2.0 protocol description
Platform: | Size: 206848 | Author: 张奎 | Hits:

[Linux-Unix] ci13xxx_pci

Description: linux系统上，MIPS USB设备控制器IP核心。-linux system on MIPS USB device controller IP core.
Platform: | Size: 2048 | Author: rosalyer | Hits:

[matlab] fft_ly

Description: 采用MATLAB实现定点的FFT运算，但是仿真硬件结构的IP核调用以及误差产生模式，用于仿真FPGA实现FFT运算的效果和误差来源。-FPGA to realize the company s 68013A paragraph Cypress USB chip used SLAVEFIFO read operation, the fixed-point implementation using MATLAB FFT operation, but the hardware structure of the IP core simulation calls and error generation model for simulating the effects of FPGA implementation and FFT computation sources of error.
Platform: | Size: 2048 | Author: | Hits:

[VHDL-FPGA-Verilog] usb_device_core_latest.tar

Description: usb设备控制器ip核，controller设备端ip核-usb device ip core
Platform: | Size: 26624 | Author: 查马纠西 | Hits:
« 1 23 »

CodeBus www.codebus.net